PATENT AND TRADEMARK OFFICE

Unknown

APPLICANT(S)

VP070

INFORMATION DISCLOSURE CITATION (USE SEVERAL SHEETS IF NECESSARY) PAGE 1 OF 1

Barinder Singh Rai, et al. FILING DATE GROUP

Herewith Not Yet Assigned

U.S. PATENT DOCUMENTS								
E.I	:		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE
K		AA	2002/0135817	9/26/02	Wang			
4		AB	6,401,186	6/4/02	Blodgett			
K	\neg	AC	6,370,611	4/9/02	Callison, et al.			
H		AD	6,219,745	4/17/01	Strongin, et al.			
W	7	ΑE	6,075,740	6/13/00	Leung		·	
M	7	AF	5,883,855	3/16/99	Fujita			
M	1	AG	5,761,706	6/2/98	Kessler, et al.			
H	F	AΗ	5,659,713	8/19/97	Goodwin, et al.			
Y		ΑI	5,499,355	3/12/96	Krishnamohan, et al.			
A	-	АJ	5,461,718	10/24/95	Tatosian, et al.			
14		AK	5,146,582	9/8/92	Begun			
FOREIGN PATENT DOCUMENTS								
E.I.	DOCUMENT NUMBER		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION
IF	ΑI		11-65920	3/9/99	Japan			Abstract
	ΑN	A						
	Αì	4					·	
	ΑC							
	ΑI	2				-		
	AG	3						
			OTHER DOCUMENTS (INCLUDING	AUTHOR, TITLE, DATE, F	ERTINENT	PAGES, ETC.)	
A	Toshio Sunaga, et al., "An Eight-Bit Prefetch Circuit for High-Bandwidth DRAMS's", IEEE Journal of Solid-State Circuits, Vol. 32, No. 1, January 1997, pp. 105-110.							
A	Toshio Sunaga, et al., "A Full Bit Prefetch Architecture for Synchronous DRAM's", <i>IEEE Journal of Solid-State Circuits</i> , Vol. 30, No. 9, September 1995, pp. 998-1005							
4	Thomas Gleerup, et al., "Memory Architecture for Efficient Utilization of SDRAM: A Case Study of the Computation/Memory Access Trade-Off', Proceedings of the Eighth International Workshop on Hardware/Software Codesign, 2000, pp. 51-55							
EXAMINER DATE CONSIDERED 03/13/0/								

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.